A Broadband mm-Wave and Terahertz Traveling-Wave Frequency Multiplier on CMOS

Omeed Momeni, Student Member, IEEE, and Ehsan Afshari, Member, IEEE

Abstract—A wideband frequency multiplier that effectively generates and combines the even harmonics from multiple transistors is proposed. It takes advantage of standing-wave formation and loss cancellation in a distributed structure to generate high amplitude signals resulting in high harmonic power. Wide bandwidth operation and odd harmonic cancellation around the center frequency are the inherent properties of this frequency multiplier. Using this methodology, we implemented a frequency doubler that operates from 220 GHz to 275 GHz in a standard 65 nm CMOS process. Output power of $-6.6$ dBm (0.22 mW) and conversion loss of 11.4 dB are measured at 244 GHz.

Index Terms—CMOS, frequency doubler, frequency multiplier, harmonic generation, high power source, loss cancellation, millimeter-wave, negative impedance, nonlinearity, standing wave, sub-millimeter wave, Terahertz, traveling wave, wide bandwidth.

I. INTRODUCTION

TeraHertz and high millimeter-wave (mm-wave) frequencies are increasingly used in imaging, spectroscopy, communication and radar systems [1]–[3]. Detection of concealed weapons, cancer diagnosis, semiconductor wafer/device inspection, vehicular radars, and high data rate communication, along with bio/molecular spectroscopy for explosive and illegal drug detection, food quality control, and breath analysis for disease diagnosis are among many applications in these frequency ranges [4]–[8].

High power tunable signal sources are one of the most challenging parts of these systems. Voltage-controlled oscillators (VCO) are widely used as tunable signal sources at lower frequencies. However, at terahertz and high mm-wave frequencies, solid-state VCOs suffer from high phase noise, low output power and low tuning range. This is mainly due to the low quality factor of varactors as well as the poor transistor gain at these frequencies [9]. To alleviate these drawbacks, frequency multipliers using diodes or transistors are commonly employed. Schottky diode is the most popular device in diode-based frequency multipliers [10]–[18]. Due to its structure it is difficult to integrate Schottky diode with other blocks such as amplifiers and oscillators [19]. Moreover, because of the passive nature of diode-based multipliers, the required input power to push the diodes into the nonlinear region is high and therefore the conversion gain is low for low input power levels. Isolation between input and output is another challenge that needs to be addressed in any diode-based multiplier.

On the other hand, transistor-based multipliers can take advantage of the transconductance of the transistor to boost the voltage swing at input and/or output nodes and therefore increase the conversion gain even at low input power levels. Furthermore, using two-port devices, high input-output isolation can be achieved in these frequency multipliers. Transistor-based multipliers also have the advantage of being easily integrated with other building blocks of the system. This is specially valuable in CMOS as it offers low-cost and reliable fabrication of various analog and digital blocks. CMOS frequency multipliers have been proposed for frequencies below 150 GHz [9], [14]–[17], [20]. At higher frequencies, multipliers are implemented using III-V-based transistors or silicon-based HBTs [19], [21]–[24]. Recently, CMOS harmonic VCOs have also been introduced for signal generation at these frequencies [25]–[27]. However, as discussed, the output power and tuning range is too low to be useful in real applications.

In this paper we introduce a novel wideband frequency multiplier that can effectively generate and combine harmonics in order to achieve high output power at high mm-wave and terahertz frequencies [28]. Using this methodology, a frequency doubler that operates from 220 GHz to 275 GHz was implemented in a 65 nm CMOS process. Output power of 220 $\mu$W ($-6.6$ dBm) and conversion loss of 11.4 dB are achieved at 244 GHz. To the best of our knowledge, this work has twice the operating frequency and tuning range of the fastest CMOS multiplier and has higher output power than any CMOS signal source in this frequency range. The performance of the frequency doubler is comparable with monolithic compound semiconductor frequency multipliers.

The rest of this paper is organized as follows. In Section II, we describe the basic idea and the design procedure of the proposed frequency multiplier. The design, simulation, and measurement...
procedure and results of the implemented frequency doubler are discussed in Section III. We summarize the paper in Section IV.

II. TRAVELING-WAVE FREQUENCY MULTIPLIER

A. The Basic Operation

Fig. 1 shows the basic idea of the proposed frequency multiplier. The input network is an \( N \)-section discrete transmission line which is formed by transistor gate capacitors, \( C_g \), and line inductors, \( L_g \). Two signal sources with the same frequency, \( \omega_o \), are connected to two ends of this transmission line. The two signals travel in opposite directions and their superposition is applied to the gate of the transistors. Due to nonlinearity, the drain currents contain the harmonics of the input signal. The filtering and matching blocks select the desired harmonic and match the transistors to the load, \( R_L \). Although CMOS transistors are shown in Fig. 1 as the nonlinear components, any nonlinear device including one-port devices such as varactors or diodes can be used to implement this frequency multiplier. More nonlinear devices such as HBTs would result in stronger harmonic generation and higher output power.

Here we assume the loss of the transmission line is negligible. In Section III-A, we justify this assumption by demonstrating how to cancel most of the loss by creating negative impedance using transistors. With this assumption, the voltage at node \( n \) is derived to be

\[
V_n(t) = A \cos(\omega_o t - kn) + A \cos(\omega_o t - k(N - n) - \phi); \quad (1)
\]

where \( A \) is the voltage amplitude of the input sources, \( N \) is the number of sections, \( \phi \) is the phase difference between the two signal sources, and \( k \) is the signal phase shift per section of the transmission line and is defined as

\[
k = \omega_o \sqrt{L_g C_g}. \quad (2)
\]

We can model the nonlinearity of the transistors by

\[
I_{d_n}(t) = a_1 V_n(t) + a_2 V_n^2(t) + a_3 V_n^3(t) + a_4 V_n^4(t) \cdots \quad (3)
\]

where \( I_{d_n}(t) \) is the \( n \)th transistor drain current and the \( a_k \)'s \((k > 2)\) are the nonlinearity coefficients, which are usually a function of transistor bias point, input signal amplitude, and frequency \([29]\). By substituting (1) in (3), the nonlinearity terms of (3) can be expanded to be

\[
a_1 V_n(t) = 2a_1 A \cos \left(\frac{1}{2} k N + \frac{1}{2} \phi - kn \right) \times \cos \left(\omega_o t - \frac{1}{2} k N - \frac{1}{2} \phi \right), \quad (4a)
\]

\[
a_2 V_n^2(t) = a_2 A^2 \left[ \cos(kN + \phi - 2kn) + 1 \right] \times \cos \left(2\omega_o t - kN - \phi \right) + B, \quad (4b)
\]

\[
a_3 V_n^3(t) = a_3 A^3 \left[ \frac{3}{2} \cos \left(\frac{1}{2} k N + \frac{1}{2} \phi - kn \right) + \frac{1}{2} \cos \left(\frac{3}{2} k N + \frac{3}{2} \phi - 3kn \right) \right] \times \cos \left(3\omega_o t - \frac{3}{2} kN - \frac{3}{2} \phi \right) + C, \quad (4c)
\]

\[
a_4 V_n^4(t) = a_4 A^4 \left[ \cos(kN + \phi - 2kn) + \frac{1}{4} \cos(2kN + 2\phi - 4kn) + \frac{3}{4} \right] \times \cos \left(4\omega_o t - 2kN - 2\phi \right) + D \quad (4d)
\]

where \( B \) is the summation of all the DC components, \( C \) is the summation of the DC and fundamental components and \( D \) is the summation of the DC and second harmonic components. All the harmonics are in phase from different transistors because their phases are not a function of node number, \( n \). However the signal amplitudes are a function of \( n \) and hence may not be the same at different nodes. It is clear from (4) that the odd harmonics can have positive and negative amplitudes at different nodes and this will result in destructive power combining. On the other hand, the amplitudes of even harmonics are always positive at different nodes and hence add up constructively in an ideal power.
In this simulation we assume the transistors are placed at nodes \( \pi /4 \), \( \pi /2 \), \( 3\pi /4 \), and \( 4\pi /4 \) as a function of the node number, \( n \). The solutions for (7) are derived to be
\[
\cos \left( \frac{1}{2} kN + \frac{1}{2} \phi \right) k - n \right) = -\cos \left( \frac{1}{2} kN + \frac{1}{2} \phi - k(n+1) \right) 
\Rightarrow k = \pi \text{ OR } k(2N-2n-1) + \phi = \pi.
\]}

Two of the solutions for the above equation are \( k = \pi \) and \( k = 0 \) which are not acceptable: \( k = 0 \) means that the phase shift per section is zero and is impractical in Fig. 1. \( k = \pi \) implies the 180° phase shift per section which occurs at the cut-off frequency of the line and again is not feasible. It is impossible to find an acceptable solution for all \( n \)'s and all even \( N \)'s. Therefore, we find the solutions of (5) for four different cases:

- \( N = 2, 6, 10, \ldots \land n = \text{even} \Rightarrow k = \pi /2 \land \phi = \pi /2 \) \hspace{1cm} (6a)
- \( N = 2, 6, 10, \ldots \land n = \text{odd} \Rightarrow k = \pi /2 \land \phi = 3\pi /2 \) \hspace{1cm} (6b)
- \( N = 4, 8, 12, \ldots \land n = \text{even} \Rightarrow k = \pi /2 \land \phi = 3\pi /2 \) \hspace{1cm} (6c)
- \( N = 4, 8, 12, \ldots \land n = \text{odd} \Rightarrow k = \pi /2 \land \phi = \pi /2 \) \hspace{1cm} (6d)

These are the conditions in which the fundamental component is canceled at the output of the multiplier. Similarly, it is easy to show that the same solutions in (6) will result in all the other odd harmonics to cancel out at the output. The solution of \( k = \pi /2 \) is practical to implement in Fig. 1 and ensures that the center frequency is well below the cut-off of the line. If we have a two-stage multiplier with \( k = \phi = \pi /2 \), based on (6a) the transistor at node \( n = \text{odd} \) will cancel the odd harmonics of the transistor at node \( n = 1 \) which is impractical in Fig. 1. That is why in Section II-A we chose \( k = \phi \) and put the transistors at nodes \( n = 0 \) and \( n = 1 \) to perform the simulation. Fig. 2 verifies that the odd harmonics are canceled at \( k = \phi = \pi /2 \).

C. Power Combining

Although the even harmonic components are in phase from different transistors, their amplitudes, as shown in (4), are a function of the node number, \( n \), and may not be equal. The unequal harmonic amplitudes are the direct result of unequal standing wave amplitudes at the gate of the transistors. If we use the power combiner in Fig. 1 the unequal even harmonic amplitudes result in an inefficient power combining. Therefore we need to design \( k \) and \( \phi \) in order to have the same gate voltage amplitude for all the transistors. Using (4b), this translates to
\[
\cos[(kN+\phi-2kn)] = \cos[k N + \phi - 2(k(n+1))]; \\
\Rightarrow (kN+\phi-2kn) = \pm(kN+\phi-2k(n+1)) + 2m\pi
\]}

in which \( n \) is an integer. The solutions for (7) are derived to be

combiner. Similarly, by expanding other terms of (3), it can be shown that all the other even harmonics (6th, 8th, etc.) are always in phase from all the transistors.

Due to frequency independent phase matching, this frequency multiplier has the potential to achieve wide bandwidth and high output power at the same time. Using an ideal power combiner (e.g., putting an antenna at the output of each transistor and add the signals spatially) we can add the output power of all the sections for all the frequencies. Compared to a conventional frequency multiplier (e.g., stand-alone transistor) this frequency multiplier takes advantage of standing wave formation at the gate of the transistors and increases the voltage swing. Doing so we can achieve high power harmonic generation and wide bandwidth operation at the same time. This standing-wave is created by the counter-propagating signals along the input transmission line. As will be discussed in Section II-B, this structure also cancels the odd harmonics around the center frequency which results in a cleaner output spectrum.

Using (4), we plot the normalized harmonic amplitudes in a two-stage multiplier (i.e., \( N = 2 \)) as a function of \( k \) (i.e., frequency) in Fig. 2. Each harmonic amplitude is normalized to the center frequency at \( \pi /4 \). According to Fig. 2, if the center frequency is placed at \( \pi /2 \), a wide bandwidth for even harmonics and odd harmonic cancellation around the center frequency is achieved. For example, if we assume the center frequency at \( \pi /2 \), the input 3-dB bandwidth for the second harmonic is calculated to be 1.27 times which translates to 127% 3-dB tuning range at input and output.

B. Odd Harmonic Cancellation

In order to cancel the odd harmonics at the output we need to find the conditions for \( k \) and \( \phi \). One way to do this is to find the conditions in which the amplitudes of all the odd harmonics are zero at all the nodes (e.g., \( \cos[(1/2)kN + (1/2)\phi - k\pi] = 0 \)). However, this is not a useful state because this also means that the output amplitude and hence the input amplitude of the fundamental frequency is zero at all the nodes. The zero input voltage at fundamental results in zero even harmonics at the output. An example of this condition can be viewed in Fig. 2 at \( k = \pi \).

The other way to cancel the odd harmonics is for any stage to cancel the odd harmonics of its adjacent stage. In this method, a total odd harmonic cancellation happens at the output only if the number of stages, \( N \), is even. From (4a) we can derive the condition for cancellation of the fundamental component to be
\[
\cos \left( \frac{1}{2} kN + \frac{1}{2} \phi - k\pi \right) = -\cos \left( \frac{1}{2} kN + \frac{1}{2} \phi - k(n+1) \right) 
\Rightarrow k = \pi \text{ OR } k(2N-2n-1) + \phi = \pi.
\]}

Fig. 2. Normalized harmonic amplitudes in a two-stage multiplier as a function of the wavenumber, \( k \).
The first solution can be expanded to two unique solutions of \( k = 0 \) and \( k = \pi \) which are not acceptable as discussed. The second solution may be acceptable but the problem is that \( k \) and \( \phi \) are a function of \( n \) which is variable. In order to have constant values for \( k \) and \( \phi \) we expand the second solution for when \( N \) is even and odd:

\[
\begin{align*}
N = \text{even} & \Rightarrow k = \pi/2 \quad \& \quad \phi = +\pi/2, \\
N = \text{odd} & \Rightarrow k = \pi/2 \quad \& \quad \phi = m\pi.
\end{align*}
\]

These are the conditions in which the second harmonic components have the same amplitude from different transistors. Similarly, it is easy to show that the same solutions in (9) will result in all the other even harmonics to have the same amplitude from different transistors. Combining (6) and (9) we have the tools to design a multiplier using the topology in Fig. 1.

It is noteworthy that as we move away from the center frequency in which (9) is satisfied, the power would not add up efficiently in Fig. 1 and as a result the bandwidth drops compared to the simulation shown in Fig. 2. However, the odd harmonic cancellation conditions in (6) are general and is valid for any kind of power combiner including the one shown in Fig. 1.

Since the desired harmonics are in-phase at the output, a simple low-loss power combining network can be used to add the power. To ensure the same distance from each transistor to the load, a tree structure or a circular geometry can be used, as shown in Fig. 3. This is a similar frequency multiplier as in Fig. 1 with four sections. The only difference is that the inputs are connected together to make a single-input multiplier. The input signal is applied to the bottom of the structure and divides into two identical parallel paths and reflects back at point "A" which is the common-mode node for the input signal. The phase shift between the counter-propagating signals is designed to satisfy (6) and (9). The main advantage of the circular structure is that it enables us to realize the circuit using only one input that guarantees the frequency matching between the two traveling waves, as well as lower chip area. Furthermore, it minimizes the length of the output power combiner, which means lower loss at the high output frequency.

III. A 220 GHz to 275 GHz Frequency Doubler

A. Design and Simulation

Fig. 4 shows the CMOS implementation of the proposed frequency multiplier with four sections. The input matching network consists of \( L_{in} \) and \( C_{in} \) and the output matching network is constructed using \( L_d \) and \( C_d \). As discussed, the incident wave travels from the signal source at the bottom of the structure and reflects back at point "A". To better illustrate the operation of the circuit in this example, the half circuit of the input network is shown in Fig. 5. Assuming a good input matching, the voltages at different nodes are constructed by the superposition of the incident and reflected waves as shown in this figure. Here \( k \) is the wavenumber which is the phase shift per section and is defined by (2) and \( \phi \) is the phase shift of the signal when it travels and reflects back through the last half-inductor, \( L_d/2 \). Due to zero phase shift of the signal at the end of this half inductor, \( \phi \) is equal to \( k \). Comparing the node voltages in Fig. 5 with (1) it is verified that \( \phi \) is the phase shift between the incident and reflected waves and the two transistors are at nodes \( n = 0 \) and \( n = 1 \). According to (6a) and (9) if we design the transmission line to have \( k = \phi = \pi/2 \) at center frequency, we achieve effective even harmonic power combining and odd harmonic cancellation at the same time. The resulting second harmonic components at center frequency is shown at the output of the transistors in Fig. 5.

A standard 65 nm CMOS process with a top metal thickness of 1.3 \( \mu \text{m} \) was used to implement the multiplier. The input
frequency for this prototype is selected to be from 120 GHz to 150 GHz because of available measurement instruments for signal generation, coupling and detection. The second harmonic is selected at the output for higher power generation. Therefore the output matching network is designed to operate from 240 GHz to 300 GHz. All the inductors and capacitors in this frequency doubler are realized using microstrip transmission lines and metal-to-metal capacitance of the probing pads, respectively. The Sonnet electromagnetic simulator was used to design all the passive components [30]. Since for strong harmonic generation high input power is applied to the doubler, the input matching should be designed for large signals. Fig. 6 shows the simulated input reflection coefficient for an input power of 3 dBm. In this simulation pH is implemented using a microstrip transmission line with an electrical length of $\lambda/5$ and quality factor of 13 at 135 GHz. This short electrical length enables us to use this transmission line as an inductor in the circuit. The transistor size of $W = 28 \mu m$ corresponding to $C_g = 55 \, \text{fF}$ are also used for this simulation. These component values result in $k \approx \pi/2$ at the center frequency of 135 GHz. This $k$ value along with $\phi = k$ which is a direct outcome of the topology satisfy the conditions in (6a) and (9). The $L_g$ and $C_g$ values are also designed to have good matching at the input.

The output impedance is matched to a 50 $\Omega$ load at $2\omega_0$ using $L_d$ and $C_d$. Because the output matching network is matched at $2\omega_0$ it appears as an inductive load for the transistor at $\omega_0$. Under specific conditions the real impedance looking into the gate of a transistor with an inductive load is negative. This negative impedance can be used to cancel most of the loss of the input line, increasing the voltage swing at $\omega_0$ and hence creating significantly stronger harmonic power. Fig. 7(a) shows the equivalent circuit of one section of the frequency doubler which can be used to find the gate input impedance at $\omega_0$. Since the fundamental frequency is canceled out at the output, it is assumed to be grounded at this frequency. To find the condition for loss cancellation the real part of the input admittance is derived to be

$$\text{Real}[Y_{in}] = \frac{C_{gs} C_m}{L_d} \left( \frac{L_d \omega_0^2 (C_{gd} + C_{ds} + \frac{C_{gd} R_m}{R_d g_m}) - 1}{1/R_d^2 + \left( \frac{1}{\omega_0 (C_{gd} + C_{ds})} \right)^2} \right)$$

where $C_{gd}$ is the gate-drain capacitor, $g_m$ is the transistor transconductance, and $C_{ds}$ and $R_d$ are the drain-source capacitor and resistor, respectively. Since the denominator in (10) is positive, the real part of the input impedance (or admittance) is negative if

$$L_d \omega_0^2 \left( C_{gd} + C_{ds} + \frac{C_{gd} g_m}{R_d} \right) < 1.$$  

(11)

The gate resistance of the transistor is not included in deriving the input impedance. Therefore to get an actual negative resistance from the transistor the gate resistance should be compensated. To see the effect of all the losses in the transistor, the real input impedance is simulated as a function of input frequency and $L_d$ in Fig. 7(b). As verified by (10), Fig. 7(b) shows that when the real part of the input impedance is around zero, lower frequency or lower $L_d$ create a larger negative input resistance. There is a trade-off between harmonic matching at the output and loss cancellation at the input. Larger $L_d$ creates a better output matching at the second harmonic but it also reduces the negative input impedance which in turn reduces the gate voltage swing and hence weaker harmonic generation. Optimum values for maximum output power are found to be $L_d = 53 \, \mu H$ and
Fig. 7. (a) Equivalent circuit to find the input impedance at \( \omega_2 \) and (b) the simulated real part of the input impedance as a function of input frequency and \( I_d \).

Fig. 8. Simulated output reflection coefficient \( S_{22} \) of the frequency doubler.

Fig. 9. Stability factor (K-factor) of the frequency doubler as a function of frequency.

\( C_d = 8 \) fF. These values are also selected to make the doubler unconditionally stable for all the frequencies above 80 GHz. Below 80 GHz the circuit is not unconditionally stable, however, it is stable with 50 \( \Omega \) source and load impedances. At 270 GHz, the quality factor of \( L_d \) and \( C_d \) are 15 and 80, respectively. Fig. 8 and Fig. 9 show the doubler’s simulated output reflection coefficient and stability factor (K-factor), respectively.

Fig. 10 shows the simulated output power and conversion loss as a function of output frequency. In this simulation the input power is kept constant at 3 dBm at \( \omega_2 \). The peak output power and conversion gain occurs at 270 GHz. The simulated output power and conversion loss as a function of input power at the center frequency is plotted in Fig. 11. A peak power of 1 dBm (1.3 mW) and a minimum conversion loss of 6 dB are achieved at this frequency. At the peak output power the doubler consumes 35 mW of DC power from a 1.2 V supply and input bias voltage is 1 V. Fig. 12 demonstrates the simulated output spectrum when the input frequency and power are 135 GHz and 5 dBm, respectively. The power of all the other harmonics are at least 13 dB lower than the second harmonic at 270 GHz.
Fig. 10. Simulated output power and conversion loss as a function of output frequency with a constant input power of 3 dBm.

Fig. 11. Simulated output power and conversion loss at 270 GHz as a function of input power.

Fig. 12. Simulation of a typical output spectrum when the input frequency and power are 135 GHz and 5 dBm respectively.

B. Measurement

Fig. 13 shows the die photo of the implemented frequency doubler. As discussed the input and output pads are part of the matching networks. To reduce substrate coupling the entire structure is shielded by a lower metal layer. This structure can be easily wirebonded or flip chipped for external use. Furthermore, an antenna can be implemented at the center of the structure to radiate the power. If an on-chip integration with other blocks are required, a shielded line can be used to guide the signal from the center to the next block. A GGB 140-GSG probe and a Cascade i325-GSG probe with built-in bias tees were used to probe the input and output signals, respectively. The gate bias voltage and the DC supply are provided through the bias tees of the probes. The coupling between the probe and the on-chip transmission lines is minimized by the ground plane which is 6.9 μm away from the signal lines. As shown in Fig. 14, two separate setups were used to measure the output frequency and power. Fig. 14(a) shows the frequency measurement setup. A signal generator, an amplifier and a frequency tripler are used to generate the input signal. A harmonic mixer, an LO, and a spectrum analyzer are used to detect the output frequency. The output frequency measurement is limited to the range of 220 to 280 GHz because of the lower and the higher cutoff frequency of the WR-3.0 and the WR-8.0 waveguides, respectively.

With no input signal, no signal was detected at the output or at the input. This means that the circuit is stable and no oscillation happens at the fundamental frequency and above. As the input power reaches $-7.4$ dBm the output power becomes detectable. By sweeping the LO frequency, $f_{LO}$, and observing the IF frequency which is $f_{IF} = f_{out} - n f_{LO}$, the LO harmonic number, $n$, and the signal frequency, $f_{out}$, can be determined [31]. The detectable output signals from 220 GHz to 275 GHz were measured to have twice the frequencies of the input. A typical measured output spectrum with the 48th harmonic of the LO frequency is shown in Fig. 15. For this spectrum, the input frequency and power are 118.5 GHz and 4.5 dBm, respectively. The loss of the probes and waveguides are characterized using network analyzer by Cascade and GGB and the output power of the VDI frequency tripler is measured using an Erickson PM4 power meter. Therefore, the input power of the implemented frequency doubler can be accurately characterized. Likewise,
having the conversion loss of the OML harmonic mixer the output power of the frequency doubler can be estimated. For the 237 GHz signal in Fig. 15 the loss of the output probe/waveguide and the conversion loss of the mixer for 48th harmonic of the LO frequency are 5 dB and 66 dB, respectively. Given the IF power of −71 dBm the output power is 0 dBm at 237 GHz.

Although the output power can be estimated using harmonic mixers, it is not accurate. This is because harmonic mixers are highly nonlinear devices and it is almost impossible to characterize them for all power levels. To measure the output power accurately we use the setup in Fig. 14(b) with an Erickson PM4 power meter at the output. The power meter works for all the frequencies from 75 GHz to 2 THz and its resolution is 10 nW. A WR-3.0 waveguide which has a pass-band from 220 GHz to 325 GHz is used to direct the signal to the power meter. As a result, all the harmonics below the second harmonic are highly suppressed before the signal reaches the power sensor. As shown in the simulation in Fig. 12, all higher harmonics will either cancel out at the output, have low multiplication efficiency, or will be suppressed by the output matching network. This would result in the power meter readout to be mostly from the second harmonic component. A tapered waveguide is used to make a transition from WR-3.0 to WR-10 which is the waveguide dimension for the power sensor head.

Fig. 16 shows the measured output power and conversion loss as a function of output frequency. In this measurement the input power is kept constant at 3 dBm for all frequencies. This
TABLE I

<table>
<thead>
<tr>
<th>Ref.</th>
<th>This work</th>
<th>[9]</th>
<th>[14]</th>
<th>[26]</th>
<th>[32]</th>
<th>[3]</th>
<th>[24]</th>
<th>[21]</th>
<th>[12]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency (GHz)</td>
<td>244</td>
<td>115</td>
<td>125</td>
<td>324</td>
<td>291</td>
<td>482</td>
<td>225</td>
<td>300</td>
<td>356</td>
</tr>
<tr>
<td>Tuning Range</td>
<td>22.2%</td>
<td>13.1%</td>
<td>12.7%</td>
<td>1.2%</td>
<td>NA</td>
<td>NA</td>
<td>17.7%</td>
<td>NA</td>
<td>11.7%</td>
</tr>
<tr>
<td>3-dB BW</td>
<td>7.8%</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>11%</td>
<td>21.4%</td>
<td>9%</td>
</tr>
<tr>
<td>Power (dBm)</td>
<td>-6.6/0</td>
<td>-2.6</td>
<td>-1.5</td>
<td>-46</td>
<td>-17</td>
<td>-7.9</td>
<td>-1</td>
<td>-6.4</td>
<td>8</td>
</tr>
<tr>
<td>Power Measurement</td>
<td>Power meter/Mixer</td>
<td>Mixer</td>
<td>Mixer</td>
<td>Mixer</td>
<td>Mixer</td>
<td>Power meter</td>
<td>Power meter</td>
<td>Power meter</td>
<td>Power meter</td>
</tr>
<tr>
<td>Con. Loss (dB)</td>
<td>11.4</td>
<td>NA</td>
<td>10</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1</td>
<td>7.4</td>
<td>6.6</td>
</tr>
<tr>
<td>DC Power (mW)</td>
<td>40</td>
<td>12</td>
<td>0</td>
<td>12</td>
<td>18.7</td>
<td>61</td>
<td>630</td>
<td>NA</td>
<td>0</td>
</tr>
<tr>
<td>Monolithic Integration?</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>Type</td>
<td>×2 Traveling wave</td>
<td>×2 Injection locking</td>
<td>×2 Schottkey diode</td>
<td>Superposition VCO</td>
<td>Push-push Oscillator</td>
<td>Triple-Push Oscillator</td>
<td>×2 Push-push HBT</td>
<td>×2 Single transistor</td>
<td>×2 Schottkey diode</td>
</tr>
<tr>
<td>Technology</td>
<td>65 nm CMOS</td>
<td>65 nm CMOS</td>
<td>130 nm CMOS</td>
<td>90 nm CMOS</td>
<td>45 nm CMOS</td>
<td>65 nm CMOS</td>
<td>130 nm SiGe</td>
<td>50 mm GaAs mHEMT</td>
<td>GaAs Schottkey</td>
</tr>
<tr>
<td>Area (1000μm²)</td>
<td>22.4</td>
<td>26.4</td>
<td>210</td>
<td>37.8</td>
<td>160</td>
<td>7.7</td>
<td>611</td>
<td>375</td>
<td>119</td>
</tr>
</tbody>
</table>

Fig. 16. Measured output power and conversion loss as a function of output frequency using power meter for an input power of 3 dBm.

Fig. 17. Measured output power and conversion loss as a function of input power at 244 GHz.

input power level is the highest power that our setup can generate across the entire band. Using this input power, the frequency doubler operates from 220 GHz to 275 GHz. This operating range is limited to the lowest power that can be detected using our equipments. The 3-dB bandwidth of the doubler is from 234 GHz to 253 GHz. The power difference between this measurement and the one from the harmonic mixer is mostly because the mixer is calibrated at lower power levels and the conversion loss values are not valid here. The peak measured power and conversion gain using this setup occurs at 244 GHz. The difference in output frequency range between the simulation and measurement is around 10%. This error is mostly caused by transistor parasitic modeling at this frequency range. Fig. 17 shows the output power and conversion loss as a function of input power at 244 GHz. A peak output power of −6.6 dBm (220 μW) with a conversion loss of 11.4 dB is achieved at this frequency. The maximum input power that our setup can provide at 122 GHz is 4.8 dBm and therefore the output power is not saturated as shown in Fig. 17. Given higher input power, we can achieve higher output power. Due to inaccurate modeling of the transistors the measured output power is around 3 dB lower than the simulation which is acceptable for this frequency range. The circuit consumes 40 mW of DC power from a 1.2 V supply.

The comparison with the state of the art is provided in Table I. Compared to reported CMOS frequency multipliers this work has doubled both the operation frequency and tuning range at the same time. Although the output power is not saturated, it is higher than any other CMOS signal source at this frequency range. To have a fair comparison with other CMOS works, the output power is reported using both harmonic mixer and power meter. The doubler’s specifications are comparable to monolithic compound semiconductor frequency multipliers.

IV. CONCLUSION

We have proposed a wideband frequency multiplier that effectively generates and combines harmonics from multiple transistors. The experimental results show considerable improvement in the output power and tuning range compared to the state
of the art. The frequency multiplier can be used to replace varactor-based tunable sources in mm-wave and terahertz frequencies for imaging, spectroscopy, communication and radar systems.

ACKNOWLEDGMENT

The authors would also like to acknowledge MOSIS and TSMC University Shuttle Program for chip fabrication and Virginia Diodes Inc. for their support with the chip measurement. They also thank Y. M. Tousi, W. Lee, G. Lee, M. Adnan, and R. Han, all with Cornell University, Ithaca, NY, for helpful discussions regarding various aspects of this work, and M. Sharif and M. Azarmnia for their support.

REFERENCES


Omeed Momeni (S’03) received the B.S. degree in electrical engineering from Isfahan University of Technology, Isfahan, Iran, and the M.S. degree in electrical engineering from the University of Southern California, Los Angeles, in 2002 and 2006, respectively. He is currently working toward the Ph.D. degree at Cornell University, Ithaca, NY.

From May 2004 to December 2006, he was with the National Aeronautics and Space Administration (NASA), Jet Propulsion Laboratory (JPL), to design L-band transceivers for synthetic aperture radars (SAR) and high power amplifiers for Mass Spectrometer applications. His research interests include mm-wave and terahertz integrated circuits and systems.

Mr. Momeni is the recipient of the Best Ph.D. Thesis Award from the Cornell ECE Department in 2011, the Best Student Paper Award at the IEEE Workshop on Microwave Passive Circuits and Filters in 2010, the Cornell University Jacob’s fellowship in 2007, and the NASA-JPL fellowship in 2003.
Ehsan Afshari (S’98–M’07) was born in 1979. He received the B.Sc. degree in electronics engineering from the Sharif University of Technology, Tehran, Iran, and the M.S. and Ph.D. degrees in electrical engineering from the California Institute of Technology, Pasadena, in 2003, and 2006, respectively.

In August 2006, he joined the faculty in Electrical and Computer Engineering at Cornell University, Ithaca, NY. His research interests are mm-wave and terahertz electronics and low-noise integrated circuits for applications in communication systems, sensing, and biomedical devices.

Prof. Afshari serves as the chair of the IEEE Ithaca section, as the chair of Cornell Highly Integrated Physical Systems (CHIPS), as a member of International Technical Committee of the IEEE Solid-State Circuit Conference (ISSCC), as a member of the Analog Signal Processing Technical Committee of the IEEE Circuits and Systems Society, and a member of the Technical Program Committee of the IEEE Custom Integrated Circuits Conference (CICC). He was awarded the National Science Foundation CAREER award in 2010, Cornell College of Engineering Michael Tien excellence in teaching award in 2010, Defense Advanced Research Projects Agency (DARPA) Young Faculty Award in 2008, and Iran’s Best Engineering Student award by the President of Iran in 2001. He is also the recipient of the best paper award in the Custom Integrated Circuits Conference (CICC), September 2003, the first place at Stanford-Berkeley-Caltech Inventors Challenge, March 2005, the best undergraduate paper award in Iranian Conference on Electrical Engineering, 1999, the Silver Medal in the Physics Olympiad in 1997, and the Award of Excellence in Engineering Education from Association of Professors and Scholars of Iranian Heritage (APSIH), May 2004.